A Simple Key For atomic Unveiled
The memory controller is barely in charge of making certain that memory & cache on various processors stays steady - when you write to memory on CPU1, CPU2 won't have the capacity to read something else from its cache. It is not its obligation to make sure that they're both equally making an attempt to govern the identical knowledge. There are many